

WHAT IS CLAIMED IS:

- 1 1. A charge-trapping memory cell array comprising:
 - 2 a semiconductor body;
 - 3 shallow trench isolations arranged in parallel at a distance to one another at a main
 - 4 surface within said semiconductor body;
 - 5 memory cells arranged at said main surface of said semiconductor body, each of said
 - 6 memory cells comprising a channel region, first and second source/drain regions formed in said
 - 7 semiconductor body and a memory layer sequence provided for charge-trapping, said channel
 - 8 region being located between said source/drain regions;
 - 9 wordline stacks arranged in parallel at a distance to one another and running over said
 - 10 channel regions;
 - 11 bitlines arranged parallel at a distance to one another and running across said wordline
 - 12 stacks; and
 - 13 local interconnects provided for electric connections between said memory cells and said
 - 14 bitlines, each local interconnect electrically connecting at least two of said source/drain regions
 - 15 and one of said bitlines and comprising an electrically conductive bridge that is arranged above
 - 16 one of said shallow trench isolations such that the local interconnect contacts two of said
 - 17 source/drain regions that are adjacent on both sides of said shallow trench isolation.
- 1 2. The charge-trapping memory cell array according to claim 1 wherein the local
- 2 interconnects are formed of silicon or polysilicon.
- 1 3. The charge-trapping memory cell array according to claim 1, wherein:
- 2 said memory cells are arranged in a plurality of quadruples, each quadruple comprising a

3 first memory cell, a second memory cell that is adjacent to said first memory cell in a direction
4 of the wordlines, and a third memory cell and a fourth memory cell that are adjacent to said first
5 and second memory cells, respectively, in a direction of the bitlines;

6 for a first quadruple, said first source/drain regions of the first, second, third and fourth
7 memory cells are electrically connected by a first one of said local interconnects;

8 said first memory cell of the first quadruple is also a memory cell of a second quadruple,
9 said second memory cell of the first quadruple is also a memory cell of a third quadruple, said
10 third memory cell of the first quadruple is also a memory cell of a fourth quadruple, and said
11 fourth memory cell of the first quadruple is also a memory cell of a fifth quadruple; and

12 a second source/drain region of each of said memory cells of the first quadruple is
13 electrically connected to first source/drain regions of a second, third, and fourth memory cell of
14 the respective second, third, fourth or fifth quadruple of memory cells by a second, third, fourth,
15 and fifth one, respectively, of said local interconnects.

1 4. The charge-trapping memory cell array according to claim 1 wherein said electrically
2 conductive bridges are arranged on the same level as said source/drain regions with respect to
3 said main surface.

1 5. The charge-trapping memory cell array according to claim 1 wherein said electrically
2 conductive bridges are arranged between lateral boundaries of said source/drain regions that are
3 perpendicular to said main surface.

- 1 6. A memory device comprising:
2 a semiconductor body;
3 a trench isolation region extending through a portion of the semiconductor body;
4 a first charge trapping memory cell disposed in the semiconductor body adjacent one
5 edge of the trench isolation region, the first memory cell having a first source/drain region, a
6 second source/drain region and a channel region between the first source/drain region and the
7 second source/drain region;
8 a second charge trapping memory cell disposed in the semiconductor body adjacent a
9 second edge of the trench isolation region so that the trench isolation region is disposed between
10 the first memory cell and the second memory cell, the second memory cell having a first
11 source/drain region, a second source/drain region and a channel region between the first
12 source/drain region and the second source/drain region; and
13 a local interconnect region formed over the trench isolation region between the first
14 memory cell and the second memory cell to electrically couple the first source/drain region of
15 the first memory cell to the first source/drain region of the second memory cell, the local
16 interconnect being formed over a recessed portion of the trench isolation region such that the
17 local interconnect abuts a lateral sidewall of the first source/drain region of the first memory cell
18 and also abuts a lateral sidewall of the first source/drain region of the second memory cell.
- 1 7. The device of claim 6 wherein the local interconnect region has a top surface that is
2 substantially planar with a top surface of the semiconductor body.
- 1 8. The device of claim 6 wherein the local interconnect region comprises silicon or
2 polysilicon.

1 9. The device of claim 6 wherein the first and second memory cells each include a memory
2 layer sequence provided for charge-trapping.

1 10. The device of claim 10 wherein the memory layer sequence comprises a first
2 confinement layer, a nitride layer over the first confinement layer, and a second confinement
3 layer over the nitride layer.

1 11. A method for producing a charge-trapping memory cell array, the method comprising:
2 providing a semiconductor body having a main surface;
3 forming a layer sequence on said main surface, the layer sequence including a storage
4 layer;
5 etching trenches arranged parallel at a distance to one another in said semiconductor body
6 at said main surface;
7 filling said trenches with a dielectric material to form said shallow trench isolations;
8 implanting a dopant to form a well of a first conductivity type;
9 forming wordline stacks running across said shallow trench isolations;
10 removing upper parts of said shallow trench isolations in said regions provided for local
11 interconnects, thereby forming recesses and exposing lateral surfaces of said semiconductor body
12 in said trenches above remaining lower parts of said shallow trench isolations; and
13 forming conductive bridges in the recesses of the shallow trench isolations to fill said
14 recesses between said lateral surfaces above said lower parts of said shallow trench isolations.

1 12. The method of claim 11 and further comprising implanting a dopant for a second electric
2 conductivity type opposite to said first conductivity type, thereby forming source/drain regions
3 and said local interconnects in regions between said wordline stacks and between remaining
4 upper parts of said shallow trench isolations.

1 13. The method of claim 12 and further comprising forming connecting vias that are
2 electrically insulated from one another and from said wordline stacks to contact said local
3 interconnects from above.

- 1 14. The method of claim 11 and further comprising forming oxides on sidewalls of said
2 wordline stacks.
- 1 15. The method of claim 11 wherein the wordline stacks are formed by depositing a gate
2 electrode layer, a wordline layer of electrically conductive material, and a hardmask layer and
3 structuring these layers by means of said hardmask layer to form said wordline stacks.
- 1 16. The method of claim 11 wherein the conductive bridges are formed from polysilicon or
2 silicon.
- 1 17. The method of claim 16 wherein the conductive bridges are formed by selective silicon
2 deposition at said lateral surfaces.
- 1 18. The method of claim 11 and further comprising:
2 filling polysilicon into gaps between said wordline stacks, said polysilicon being made
3 electrically conductive by a dopant;
4 structuring said polysilicon to form connecting vias; and
5 filling a dielectric material provided as electric insulation between said connecting vias.
- 1 19. The method of claim 11 and further comprising:
2 filling a dielectric material into gaps between said wordline stacks;
3 forming contact holes in said dielectric material; and
4 filling said contact holes with electrically conductive material to form conducting vias.
- 1 20. The method of claim 11 wherein the layer sequence includes an oxide layer.

- 1 21. The method of claim 20 wherein the storage layer comprises a nitride layer.

1 22. A method for producing a charge-trapping memory cell array, the method comprising:
2 providing a semiconductor body having a main surface;
3 forming a layer sequence on said main surface comprising said bottom confinement
4 layer, said storage layer and a preliminary top layer;
5 etching trenches arranged parallel at a distance to one another in said semiconductor body
6 at said main surface;
7 filling said trenches with a dielectric material to form said shallow trench isolations;
8 implanting a dopant to form a well of a first conductivity type;
9 removing said preliminary top layer at least from areas of said main surface and forming
10 gate oxides, thereby applying said top confinement layer;
11 depositing a gate electrode layer, a wordline layer of electrically conductive material, and
12 a hardmask layer and structuring these layers by means of said hardmask layer to form said
13 wordline stacks running across said shallow trench isolations;
14 forming oxides on sidewalls of said wordline stacks;
15 applying a mask having windows in regions provided for local interconnects;
16 removing upper parts of said shallow trench isolations in said regions provided for said
17 local interconnects, thereby forming recesses and exposing lateral surfaces of said semiconductor
18 body in said trenches above remaining lower parts of said shallow trench isolations;
19 forming silicon or polysilicon bridges provided for said local interconnects by selective
20 silicon deposition at said lateral surfaces to fill said recesses between said lateral surfaces above
21 said lower parts of said shallow trench isolations;
22 removing said mask;
23 implanting a dopant for a second conductivity type opposite to said first conductivity

24 type, thereby forming said source/drain regions and said local interconnects in regions between
25 said wordline stacks and between remaining upper parts of said shallow trench isolations; and
26 forming connecting vias that are electrically insulated from one another and from said
27 wordline stacks to contact said local interconnects from above.

1 23. The method of claim 22 and further comprising:
2 filling polysilicon into gaps between said wordline stacks, said polysilicon being made
3 electrically conductive by a dopant;
4 structuring said polysilicon to form said connecting vias; and
5 filling a dielectric material provided as electric insulation between said connecting vias.

1 24. The method of claim 22 and further comprising:
2 filling a dielectric material into gaps between said wordline stacks;
3 forming contact holes in said dielectric material; and
4 filling said contact holes with electrically conductive material to form said conducting
5 vias.

1 25. The method of claim 22 and further comprising forming said bottom and top confinement
2 layers of oxide.

1 26. The method of claim 22 and further comprising forming said storage layer of nitride.

1 27. The method of claim 22 and further comprising:
2 arranging said local interconnects in such a fashion that in a first quadruple of memory
3 cells comprising a first memory cell, a second memory cell that is adjacent to said first memory

4 cell in a direction of the wordlines, and a third memory cell and a fourth memory cell that are
5 adjacent to said first and second memory cells, respectively, in a direction of the bitlines, and
6 further comprising a first source/drain region of said first memory cell, a first source/drain region
7 of said second memory cell, a first source/drain region of said third memory cell, and a first
8 source/drain region of said fourth memory cell,

9 said first source/drain regions are electrically connected by a first one of said local
10 interconnects,

11 said memory cells of said first quadruple forming first memory cells of a second, third,
12 fourth, and fifth quadruple of memory cells arranged like the first quadruple; and

13 a second source/drain region of each of said memory cells of the first quadruple is
14 electrically connected to first source/drain regions of a second, third, and fourth memory cell of
15 the respective second, third, fourth or fifth quadruple of memory cells by a second, third, fourth,
16 and fifth one, respectively, of said local interconnects.